

MC68008 MINIMUM CONFIGURATION SYSTEM

Prepared by Geoffrey Brown and Kyle Harper Advanced Microcomputer Applications Engineering Microprocessor Division Motorola Inc. Austin, Texas

INTRODUCTION

This application note demonstrates the design of a simple high-performance MC68008 system that uses the MC68681 Dual Universal Asynchronous Receiver Transmitter (DUART) to interface with external devices. The MC68008 is an excellent low-cost alternative to the MC68000 and features an 8-bit data bus while maintaining software compatibility with the rest of the M68000 Family. The MC68681 DUART is an M68000 Family data communications chip that features:

Two independent asynchronous serial channels,

A programmable 16-bit counter/timer,

A 6-bit parallel input port, and

An 8-bit parallel output port.

Emphasis in this design concept is placed upon performance, expandability, and low chip count.

The M68000 system design principles demonstrated in this application note include:

Interrupt hardware,

Peripheral interfacing,

Memory interface techniques,

Memory refresh arbitration in an M68000 system, and Efficient serial I/O software.

The system, described in this design concept, features the following hardware:

An 8 MHz MC68008 microprocessor,

16K bytes of ROM,

64K bytes of dynamic RAM with no wait states, and

An MC68681 DUART.

The following paragraphs describe the hardware required for a high-performance, expandable, low chip count MC68008 system followed by a description of the software necessary to initialize and drive the MC68681 DUART.

HARDWARE REQUIREMENTS

The MC68008 has an asynchronous bus structure in which bus cycles are initiated by the assertion of address strobe (\overline{AS}) by the processor and are terminated by the assertion of data transfer acknowledge (\overline{DTACK}) by the peripheral or memory device being addressed. Figures 1-4 show the minimum hardware necessary for an MC68008 system consisting of:

Address decode logic,

DTACK generation logic,

Reset logic,

Bus error generation logic,

System memory,

Interrupt handling logic, and

An MC68681 interface.

The following paragraphs detail the required hardware as applied to the design concept described in this application note.

Address Decode Logic

The only tricky part of address decoding for an MC68008 system is that the system ROM must be mapped to address \$00000 at reset. It would be impractical to fix the ROM at the bottom of the address map, as this would not allow for dynamic programming of interrupt vectors. To provide dynamic mapping of these interrupt vectors, an SN74LS164 shift register (U28) is used to generate a signal, MAP, which is low for the first eight memory cycles after reset (the number of cycles necessary to fetch the reset vector and stack pointer). U28 is reset along with the processor and is clocked by the rising edge of AS. The MAP signal generated by U28 is used by the address decoding circuitry to force selection of ROM when MAP is low and to allow normal memory decoding when MAP is high.

In the design given in this application note, address decoding is accomplished by a PAL16L8 (U22). This PAL is programmed to generate eight chip-select signals from ten input signals. The inputs to the PAL are the upper eight address lines (A12-A19), \overline{IACK} (the NAND of the MC68008 function code lines, FC0-FC2), and the \overline{MAP} signal. Four of the PAL-generated chip-select lines are used in this design to locate RAM at the address \$00000, ROM at \$A0000, and the MC68681 at \$F0000. The four remaining chip-select lines are available for future system expansion.




FIGURE 1 - MC680008 and Interrupt Hardware




FIGURE 2 — RAM and ROM




FIGURE 3 - Dynamic RAM Controller




FIGURE 4 - MC68681 DUART

DTACK Generation Logic

There are three possible sources of DTACK: DUART DTACK, RAM DTACK, and ROM DTACK.

The DUART generates its own DTACK, DTACK for RAM is generated by the RAM control circuitry, and DTACK for ROM is generated by an SN74LS175 quad flip-flop (U33). These three DTACK sources are NANDed together by U25 and U21 to generate one processor DTACK.

Reset Logic

There are two sources of system reset:

Power-up reset, and

Pushbutton reset.

Power-up reset is generated by the timer (U29B) which produces an active high pulse of approximately one-half second duration. The pushbutton reset, which allows the user to reset the system without powering down, is generated by a debounced switch. These two reset signals drive $\overrightarrow{\text{RESET}}$ and $\overrightarrow{\text{HALT}}$ through SN74LS05 open-collector drivers (U23).

Bus Error Generation Logic

The bus error signal, $\overline{\text{BERR}}$, is generated by an SN74LS175 quad flip-flop (U35). U35 counts clock pulses that occur after $\overline{\text{AS}}$ becomes asserted. If $\overline{\text{AS}}$ is still asserted after four rising edges of the E clock (between 5 and 6.5 microseconds), U35 will generate $\overline{\text{BERR}}$.

System Memory

The MC68008 system presented here has a system memory that consists of 16K bytes of ROM and 64K bytes of dynamic RAM (see Figure 2). Because system performance is critical in this design, a fairly complicated, but fast, dynamic RAM control circuit has been designed (see Figure 3). This circuit uses two delay lines to sequence RAS and to address the MUX, CAS, and DTACK signals. Delay lines are necessary in order to optimize memory cycle times and make it possible to design the memory controller such that the system can operate without wait states.

A description of RAM refresh request synchronization and arbitration is given in the following paragraphs. Note that, for now, a signal called SELECT is assumed which initiates refresh cycles. The principle requirements of this signal are that it occurs periodically and that it becomes asserted only while \overline{AS} is negated. In addition, the RAM decode signal is qualified with \overline{AS} in order to create a RAM request signal. Either the SELECT signal or the RAM request signal may initiate a RAM cycle.

The front end of the RAM controller consists of three OR gates (U26) followed by a three input NAND gate (U25) which in turn feeds into the first delay line (U32). Each of the three OR gates has as one of its inputs a signal from the second delay line (U36) which changes state in the middle of the memory cycle. The other inputs to these OR gates consist of SELECT, RAM request, and an inverted feedback path from the output of the three input NAND. The initiation of a RAM cycle via either SELECT or RAM request causes the output of the NAND gate to go high. The output of the NAND gate is then held high by the inverted feedback path until the feedback from the second delay line forces it low. The purpose of the feedback path from the second delay line is to guarantee that the delay lines will be cleared and ready to begin another RAM cycle at the end of a cycle. The outputs of the first delay line generate the RAS, MUX, and \overline{CAS} signals. Both the RAS and address multiplex signals are

asserted during both types of RAM cycles (normal and refresh). \overrightarrow{CAS} is generated only during normal cycles and must be held asserted until the processor removes \overrightarrow{AS} . In order to accomplish this, the appropriate delay tap (80 nanoseconds) is used to clock the SELECT signal through a flip-flop (U31B). This flip-flop is cleared when \overrightarrow{AS} is negated. The output of this flip-flop is used for both the \overrightarrow{CAS} signal and for the RAM \overrightarrow{DTACK} . The 8 MHz MC68008 allows the \overrightarrow{DTACK} to be asserted up to 90 nanoseconds before data from memory is valid on a read cycle. The specifications for MCM6665L15 dynamic memories guarantee that data is valid 75 nanoseconds after \overrightarrow{CAS} .

The memory refresh controller operates on the principle of cycle stealing. Refresh requests may only occur between MPU bus cycles. If an MPU RAM cycle request occurs during a refresh cycle, it will not be started until the refresh cycle is finished. At periodic intervals, a free-running clock (U29A) clocks a flip-flop (U31A) to generate a refresh request. This refresh request is synchronized with the MPU clock by two flip-flops (U30).

The MC68008 ac electrical specifications guarantee one falling clock edge during the \overline{AS} high time and that there will be at least a one-half clock period of \overline{AS} high time following that clock edge. Arbitration between MPU and refresh requests occurs during this one-half clock period. The refresh request synchronizer consists of two SN74F74 flip-flops (U30). The first flip-flop (U30A) has as its input the refresh request signal from the refresh request flip-flop (U31A) and is clocked by the MPU clock. The second flip-flop (U30B) has as its input the output of the first synchronizer flip-flop (U30A) and is clocked by the MPU clock qualified by \overline{AS} high. This two-level synchronizer is used to ensure that there will be no risk of the first synchronizer flip-flop (U30A) entering a metastable state due to a missed setup time. The output of the synchronizer flip-flop (U30B) is the SELECT signal. All three flip-flops of the refresh circuitry are cleared after the $\overline{CAS}/\overline{RAMDTACK}$ flip-flop (U31B) has been clocked during the refresh cycle. Address multiplexing for the RAM is done by four SN74S153 multiplexers (U1, U2, U11, and U17) with the appropriate addresses routed to the RAMs by SELECT and MUX. Refresh addresses are generated by an SN74LS393 dual 4-bit counter (U19) which is clocked by the refresh clock.

Interrupt Handling Logic

The interrupt handling logic must prioritize incoming interrupt requests and generate interrupt acknowledge signals back to the interrupt sources. Interrupt prioritization is accomplished with an SN74LS148 8-to-3 priority encoder (U13). The MC68008 supports three of the M68000 interrupt levels (interrupt levels two, five, and seven); therefore, only two of the outputs of U13 are connected to the MC68008. An SN74LS138 3-to-8 demultiplexer (U14) is used to generate IACK signals for interrupting devices. The SN74LS138 is enabled when \overline{AS} is asserted and FC0-FC2 are all high (indicating an interrupt acknowledge cycle). Because the MC68681 uses only one of the interrupt levels (interrupt level five), the remaining two levels are available for future system expansion.

The MC68681 Interface

With these logic circuits in place, interfacing the MC68681 to the MC68008 is trivial (see Figure 4). The RESET, R/W, and data bus lines (D0-D7) are connected directly between the MC68681 and the MC68008. The I/O chip-select line generated by the address decode logic ($\overline{I/O}$) is connected to the MC68681 chip-select (\overline{CS}) pin. These address lines are

used instead of A0-A3 in order to maintain hardware design consistency with the other M68000 Family microprocessors (which do not have address line A0). The MC68681 interrupt (\overline{IRQ}) and interrupt acknowledge (\overline{IACK}) pins are tied to the $\overline{IL5}$ and $\overline{IACK5}$ lines of the interrupt handling logic, respectively, thus assigning the MC68681 interrupt a level 5 priority. Finally, a 3.6864 MHz crystal is connected between the MC68681 X1/CLK and X2 pins. The crystal is required for the on-chip baud-rate generator. 15 pF and 5 pF shunt capacitors must also be connected between the crystal and ground as shown to ensure proper operation of the oscillator.

The MC68681 serial channels are connected to external devices via RS-232 drivers and DB-25 connectors. The MC68681 OPO, IPO, OP1, and IP1 pins are used as the RTSA, CTSA, RTSB, and CTSB handshake lines, respectively; therefore, they too are routed via the RS-232 drivers to their respective connectors.

THE DUART SOFTWARE

This design will use both of the channels and the $\overline{\text{RTS}}/\overline{\text{CTS}}$ handshake capabilities of the DUART. The interface software required for this design is flowcharted in Figure 5 and is listed at the end of this document. There are three routines: DINIT, INCH, and OUTCH.

DINIT is the DUART initialization routine and is executed upon system power-up. After DINIT initializes the DUART channels, it enables channel A and channel B in normal operation mode. INCH is the input character routine. Upon entry, INCH requires the channel base address in address register A0. Upon return, the lower byte of data register D0 will contain the received character. OUTCH is the output character routine. Upon entry, OUTCH requires the channel base address in address register A0 and the character to be transmitted in the lower byte of data register D0.

SUMMARY

The system presented in this design concept is a low-cost, high-performance minimal chip count system. With the MC68681 DUART alone, this system offers a high degree of interface flexibility. It provides two serial I/O channels, a parallel input port, a parallel output port, a counter/timer, and versatile interrupt capabilities. However, if more peripheral chips are required, they can be interfaced easily. Also, if chip count is of higher importance than performance and/or expandability, the design presented here can be reduced even further by simplifying the RAM controller logic and the interrupt handler logic.




FIGURE 5 - MC68008 Minimum System Software Flowcharts

MINSYSS 2 3			0PT	FRS.PCS.BRS)	
n 4 w		SYSNIM *	- ROU	OUTINES REQUIRED FOR A ND DRIVE A 68681 DUART:	A 68008-BASED SYSTEM TO INITIALIZE RT:	
0~00		* * * *		DINIT - SUBROUTINE INCH - SUBROUTINE CUTCH - SUBROUTINE	INE TO INITIALIZE DUART INE TO INPUT A CHARACTER INE TO OUTPUT A CHARACTER	
0 F C F F F F		* * * * * *	AUT Vat Ver	AUTHOR - KYLE HARPER Date - December 22 Version - 2	2, 1983	
1 1 1 0 1 2 8 0 1 0 0		* SYSTEM *	ADDRESSE	ES		
20	000F0001	DUART	EQU	\$0F0001	BASE ADDRESS OF 63681 DUART	
2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	00000000000000000000000000000000000000	CCSS CCSS CSS CSS CSS CSS CSS CSS CSS C		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	CHANNEL A BASE ADDRESS MODE REGISTER 1A MODE REGISTER 2A STATUS REGISTER A CLOCK-SELECT REGISTER A COMCK-SELECT REGISTER A COMMAD REGISTER A	
0 F 0 M F		ຄ ໑.ບທ		0048140 DUART+8 DUART+8 DUART+8	INPUT PORT CHANGE REGISTER AUXILIARY CONTROL REGISTER INTERRUPT STATUS REGISTER	
4 M M M M M 4 M 9 M M M M 9 M 9 M M M M	000F000B 000F000B 000F000B 000F000B 000F000B	CTC CTCR CTCR CTCR CTCR CTCR CTCR CTCR C		DUART+10 DUART+12 DUART+12 DUART+14 DUART+14	INTERRUPT MASK REGISTER CURRENT COUNTER/TIMER MOST SIGNIFICANT BYTE COUNTER/TIMER UPPER REGISTER CURRENT COUNTER/TIMER LEAST SIGNIFICANT BYTE COUNTER/TIMER LEAST SIGNIFICANT BYTE	
44444444 0-nm4n9r8	00000000000000000000000000000000000000	А Н А И М А 1 А М А 1 В М А 2 В С 8 В С 8 В В В В В В В В В В В В В В В В В В В		DUART+16 DUART+16 DUART+16 DUART+16 DUART+18 DUART+18 DUART+20 DUART+20 DUART+22	CHANNEL B BASE ADDRESS MODE REGISTER 19 MODE REGISTER 29 Status register 3 CLOCK-Select register 8 Command Register 8 Receiver Buffer 8 transmitter Buffer 8	
4 0 F 0 W 4 N 0 0 F	00000000000000000000000000000000000000	IVR IP OPCR STRC STPC BTRST		D U ART + 24 D U ART + 24 D U ART + 26 D U ART + 28 D U ART + 28 D U ART + 28 U ART + 28 U ART + 30 D U ART + 30	INTERUPT VECTOR REGISTER INPUT PORT (UNLATCHED) OUTPUT PORT CONFIGURATION REGISTER START-COUNTER COMMAND OUTPUT PORT REGISTER BIT SET COMMAND STOP-COUNTER COMMAND OUTPUT PORT REGISTER BIT RESET COMMAND	
5 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2		*				

SASNI	MINSYSS						1
60 61			*				
6 2 6 6 7 7 6 6	-	0000000 0000000	C R L F	EQU FQU	\$00 \$04	ASCII CARRIAGE RETURN ASCII LINE FEED	
1 0 0 0 1 0 0 0	-	00005000		ORG	\$002000		
200 200 200 200 200			TINIQ * *	- DUART] After] Operat1	RT INITIALIZATION ROUTINE. "ER INITIALIZING THE DUART CHANNELS FOR "RATION, JINIT ENABLES CHANNEL A AND CHANNEL	IE. :T CHANNELS FOR IANNEL A AND CHANNEL B.	
22			* *	ENTRY C	CONDITIONS:		
22			* * '		(NONE)		
028			* * +	EXIT CO	CONDITIONS:		
25 25 25 25 25 25 25 25 25 25 25 25 25 2			* * * * *		CHANNEL A'S RX & T CHANNEL B'S RX & T ALL REGISTERS ARE	TX ARE ENABLED. TX ARE ENABLED. E UNALTERED.	
0 4 60	00005000	13FC000000F	TINIO	MOVE.B	#\$00~ACR	USE BAUD RATE GENERATOR SET 1	
86	00002008	0009 13FC0088000F		MOVE.B	#\$BB.CSRA	A: RX & TX AT 9600 BAUD	
87	00002010	0003 13FC0082000F		MOVE.B	#\$82,MR1A	RX-RTS,NO RX-IRQ,CHAR ER,EVN PRTY,7 CHAR	
89 80	00002018	0001 13FC001F000F		MOVE.B	#51F,MR2A	NORMAL,NO TX-RTS,CTS-TX,2 STOPS	
89	00002020	0001 13FC00BB000F		MOVE.B	# \$BB / C SRB	B: RX & TX AT 9600 BAUD	
06	00002028	13FC0082000F		MOVE.8	#\$82,MR18	RX-RTS,NO RX-IRQ,CHAR ER,EVN PRTY,7 CHAR	
16	00002030	13FC001F000F		MOVE.B	#\$1F,MR2B	NORMAL/NO TX-RTS/CTS-TX/2 STOPS	
92	00002038	13FC0005000F		MOVE.B	#\$05,CRA	ENABLE A'S RX & TX	
93	00002040	13FC0005000F		MOVE.B	#\$05,CRB	ENABLE 9'S RX & TX	
94	00002048	4E75		RTS			
9 C 8 C			ו א וועכו א * *	DUART Gets	DUART CHANNEL INPUT CHARACTE Gets character from a duart	CHARACTER ROUTINE. A DUART CHANNEL AND PLACES IT IN DO.	
100			* * +	ENTRY CO	CONDITIONS:		
102			× + +		CHANNEL BASE ADDRESS Channel RX Enabled.	SS IN AD.	
104			* * *	EXIT CON	CONDITIONS:		
104			k * 4		RECEIVED CHARACTER PLACED IN DO Ali other pecities unaitered.	PLACED IN DO.	

PAGE 3 of 4		
.MINSYSS .SA 01/20/84 13:44:18 #0.2(AD) WAIT FOR CHANNEL'S RX TO GET A CHAR inch 6(AD).DO Get Character From Receiver	IN DU TO A DUART CHANNEL. ID IS A CARTAGE RETURN. OUTCH WILL RIAGE RETURN & LINE FEED CHARACTER. Base address in ad. R to be transmitted in dd. Transmitter enabled. R sent to channel's tx. Sters unaltered.	#2,2(AO) WAIT FOR CHANNEL'S TX TO BECOME READY DO.6(AO) SEND CHAR TO TRANSMITTER DO.6(AO) WAS IT A CARRIAGE RETURN? #CR.DO UTCHR #2,2(AO) YES, WAIT FOR TX TO BECOME READY AGAIN VES, WAIT FOR TX TO BECOME READY AGAIN UTCH1 SEND A LINE FEED #LF.6(AO) SEND A LINE FEED
	И П П П П П П П П П П П П П П П П П П П	8 1 2 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
TOROLA M68000 ASM VERSION 1.305YS N5Y55 09 11 12 12 00002050 67F8 15 00002056 4E75 15 00002056 4E75 16 17 18 10002056 4E75	* * * * * * * * * * * * * * * * *	** *****

PAGE 4 of 4		
.MINSYSS .5A 01/20/84 13:44:18	SECT VALUE 000F0008	00000001 00000001 00000001 00007001 000070007
1.305YS : 5.	SYMBOL NAME ISR	ТТТ ТТТТ ОООООТТТТ ООООООТ ТТТТ ВВТТТ ВВТТС ПТТТ ПТТТ ПТТТ ПТТТ П
ASM VERSION	STING SECT	00000000000000000000000000000000000000
MOTOPOLA M68000	. TABLE LI . Name	

Motorola reserves the right to make changes without further notice to any products herein to improve reliability, function or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. Motorola and (A) are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Employment Opportunity/Affirmative Action Employer.



3501 ED BLUESTEIN BLVD., AUSTIN, TEXAS 78721 • A SUBSIDIARY OF MOTOROLA INC.